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Please make sure that this examination paper consists of SEVEN printed
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This paper is made up of SEVEN questions.
Answer any FIVE questions. lf a candidate answers more than five questions,
only the first five answered will be examined and awarded marks.
Answer to any question must start on a new page.
All questions should be answered in English.
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Describe (by using schematic diagram) polymers used in Flip Chip &
Wire Bond packages.
(20 marks)
What are the desired quality characteristics for underfill? State also
the reasons for each characteristic.
(20 marks)
[c] What is underfill and their roles? Give typical components in CUF
formulation and their functions.
(20 marks)
Explain on why we need to optimize the filler loading in CUF? Discuss
the effect of filler loading, size and shape on the mechanical
properties of underfill.
(40 marks)
Air at 20oC blows over a hot plate 50 by 75 cm maintained at 250oC.
The convection heat transfer coefficient is 25 Wm2K. Calculate the
heat transfer.
(20 marks)
lbl An electric current is passed through a wire 1 mm in diameter and
10 cm long. The wire is submerged in liquid water at atmospheric
pressure, and current is increased until the water boils. For this
situation, h = 5000 Wm2K and water temperature will be 100oC. How
much electric power must be supplied to the wire to maintain the wire
surface at 114oC.
(30 marks)
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ln the diagram, die temperature is 82oC, IHS is 75oC,
temperature is 69oC, ambient temperature is 17oC.
surface area of 1.2 cm2 and generates 50W of power.
directional conduction heat transfer from the die to
calculate the following :
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Heat Sink base
The die has a
Assuming one
the heat sink,
(50 marks)
(i)
(i i)
(i ii)
(iv)
Thermal impedance, Rjc of TIM 1
Thermal resistance, O-cs of TlM2
Heat sink performance, O-sa
Total thermal resistance of the whole assembly
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Four elements are involved in solder joint formation,
solder material, metal surface and heat. Flux plays
facilitation role to ensure proper solder joint formation:
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namely flux,
very critical
(i)
(ii)
Sketch a typical solder reflow profile and explain the main 4
characteristics.
What is flux? Describe the 4 main component of flux and their
functions.
(30 marks)
In real life, electronic components are subjected to electrical, thermal
and mechanical stresses. The solder interconnect and wire-bond
interconnect must be able to withstand all the stresses during its entire
life span. lf not properly designed, the solder interconnect may fail
due to creep, fatigue or solder joint brittle fracture.
Describe what is the conditions for causing fatigue failure in
solder interconnect.
Descrlbe what is solder creep and conditions for causing
solder creep failure.
With aid of sketches, describe two types of solder joint brittle
fracture failures.
(70 marks)
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What are the key criteria for
electronic packages?
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polymer/epoxies to be used as TIM in
List 3 types of TIM and their advantages/disadvantages.
(40 marks)
Why the bondline Thickness (BLT) is important in TIM? What
contributes to its limitation to PTIM?
(25 marks)
[c] Use the knowledge that you learnt from Underfill and Mold Compound,
explain how the polymer TIM will degrade and why it is a concern in
the TIM development?
(35 marks)
5. There are 2 key packaging technologies that are commonly used today. One
is the wirebonding package and the second one is the flip chip package.
Select ONLY one of package technology and define a typical process
flow for the package. Next, briefly describe the purpose of each
process step for selected packaging technology.
(70 marks)
Now, imagine you are the Director of the package development group
for a multi-million dollars silicon chip corporation. You were told there
are new Products A and B that require new packaging. Now, identify
the best packaging technology that you would recommend for the
assembly of the products. Please also explain why you would select
the particular package for the different products.
tbI
(a)
(b)
24r
...6t-
IEBB 526I
-6-
(l) Product A:
(i) Die size of 3 x 3 mm2 and 3 mils thick.
(ii) Organic substrate size of 5 x 5 mm2 and 0,5 mm thick
(iii) Total l/O = 1000(iv) High frequency application = 10 Gigahertz
(v) Require second level interconnect using ballattach.
(ll) Product B:
(i) Die size of 10 x 10 mm and 30 mils thick
(ii) Organic substrate size of 27 x 27 mm2 and 0.8 mm
thick.
(iii) Total 1/O = 300(iv) Low frequency application <200 MegaHertz
(v) Requiring second level interconnect using ball attach
(30 marks)
6. [a] Draw and label the construction of organic flup chip substrate and
discuss the manufacturing process flow to manufacture an organic
substrate.
(50 marks)
tbl Describe the core material of an organic substrate, in terms of its
function, materials, defects and properties.
(30 marks)
[c] Briefly discuss the important properties of substrate materials.
(20 marks)
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As future of microprocessor and network processors run at increase
clock speeds, significant challenges are imposed on the performance
of the package technology. Explain three challenges involve in
electronic packaging technology and provide the solution to these
challenges.
(30 marks)
With the help of schematic diagram, label the materials used in
general flip chip package and explain why these materials are being
chosen?
(30 marks)
Explain the differences between ceramic and organic packaging?
(20 marks)
What is the reftow process in die preparation module? Explain
method used in reflow process and list down the issue and challenges
for this process.
(20 marks)
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